Claims

TT 71 .			1	
What	18 0	clair	ned	180

1	1. A plasma processing system for processing a semiconductor
2	substrate, the system comprising:
3	a processing chamber;
4	an induction coil adjacent to at least a portion of the processing
5	chamber;
6	a first power source coupled to the induction coil to couple power to the
7	plasma, the first power source configured to provide power to the induction coil
8	using high power cycles and low power cycles such that greater than about 5kW
9	of power is provided during the high power cycles;
10	a substrate support for supporting the substrate, the substrate support
11	positioned within the processing chamber adjacent to the plasma;
12	a second power source coupled to the substrate support, the second
13	power source configured to provide power to the substrate support using high
14.	power cycles and low power cycles such that the second power source provides
15	high power cycles to the substrate support substantially during the time that the
16	first power source provides low power cycles to the induction coil.
1	
1	2. The processing system of claim 1, wherein the second power
2	source is further configured such that each high power cycle provided by the
3	second power source commences after a predetermined delay after each high
4	power cycle provided by the first power source terminates.
1	
1	3. The processing system of claim 2, wherein the predetermined
2	delay comprises a delay sufficient to allow electrons in the plasma to cool.
1	
1	4. The processing system of claim 3, wherein the predetermined
2	delay is greater than 20 microseconds.

2

1

1 2

3

4

1

2

3

4

1

1 2

3

1.

1 2

3

	1
1	5. The processing system of claim 1, wherein the second power
2	source is further configured such that each high power cycle provided by the
3	second power source terminates after a predetermined delay after each high
4	power cycle provided by the first power source commences.
1	
1	6. The processing system of claim 5, wherein the predetermined
2	delay comprises a delay sufficient to facilitate coupling of power into the
3	plasma during power up cycles.
1	

- 7. The processing system of claim 6, wherein the predetermined delay is between 1 to 6 microseconds.
- 8. The processing system of claim 1, wherein the second power source is further configured to provide high power cycles to the substrate support only during a portion of time that the first power source provides low power cycles to the induction coil.
- 9. The processing system of claim 1, wherein each high power cycle provided by the first power source comprises a sinusoidal signal, and the low power cycles provided by the first power source comprise substantially no power.
- 10. The processing system of claim 1, wherein each high power cycle provided by the first power source comprises a single pulse having a time varying current, and the low cycles provided by the first power source comprise substantially no power.
- 11. The processing system of claim 10, wherein the high power cycles provided by the first power source alternate between positive and negative pulses.

. 1	2. \ Th	e processing system of claim 1, wherein alternating high
power cy	cles and	low power cycles provided by the second power source form
a square	wave sig	nal.

1 2

3

1

3 4

1_.

211

2

1

1 2

1 2

1

3[·]

2

3

1

2

3

13. The processing system of claim 1, wherein each high power cycle provided by the second power source comprises a sinusoidal signal, and the low power cycles provided by the second power source comprise substantially no power.

- 14. The processing system of claim 1, wherein the first power source has a duty cycle within a range of about 5 to 30 percent.
- 15. The processing system of claim 14, wherein the second power source has a duty cycle less than or equal to about one minus the duty cycle of the first power source.
- 16. The processing system of claim 1, wherein the second power source has a duty cycle within a range of about 25 to 75 percent.
- 17. The processing system of claim 1, wherein the first power source is configured to provide an average power to the plasma within a range of about 200 watts to about 2 kW.
- 18. The processing system of claim 1, wherein the second power source is configured to provide high power cycles comprising a DC signal within the range of about negative 20 volts to negative 200 volts.
- 19. The processing system of claim 18, wherein the second power source is configured to provide high power cycles comprising a DC signal of about negative 50 volts.

1	20. The processing system of claim 1, further comprising a slotted
2	capacitive shield coupled between the induction coil and the plasma.
1	
1	21. The processing system of claim 20, wherein the slotted
2	capacitive shield is coupled to ground.
1	22. A system for processing a semiconductor substrate, the system
2	comprising:
3	a processing chamber;
4	an induction coil adjacent to at least a portion of the processing
5	chamber;
6	a first power source coupled to the induction coil to couple power to the
7	plasma, the first power source configured to provide power to the induction coil
8	using high power cycles and low power cycles such that the first power source
X _	has a duty cycle within a range of about 5 to 30 percent;
10	a substrate support for supporting the substrate, the substrate support
11	positioned within the processing chamber adjacent to the plasma;
12	a second power source coupled to the substrate support, the second
13	power source configured to provide power to the substrate support using high
14	power cycles and low power cycles such that the second power source provides
15	high power cycles to the substrate support substantially during the time that the
16	first power source provides low power cycles to the induction coil.
1	
1	23. The system of claim 22, wherein the second power source is
2	further configured such that each high power cycle provided by the second
3	power source commences after a predetermined delay after each high power
4	cycle provided by the first power source terminates.
1	
1	24. The system of claim 23, wherein the predetermined delay
2	comprises a delay sufficient to allow electrons in the plasma to cool.

2

1	25. The system of claim 24, wherein the predetermined delay is
2	greater than 20 microseconds.
	; :
1	26. The system of claim 22, wherein the second power source is
2	further configured such that each high power cycle provided by the second
3	power source terminates after a predetermined delay after each high power
4	cycle provided by the first power source commences.
1	
1	27. The system of claim 26, wherein the predetermined delay
2	comprises a delay sufficient to facilitate coupling of power into the plasma
3	during power up cycles.
1	
1	28. The system of claim 27, wherein the predetermined delay is
2	between 1 to 6 microseconds.
1	
1	29. The system of claim 22, wherein the second power source is
2	further configured to provide high power cycles to the substrate support only
3	during a portion of time that the first power source provides low power cycles to
4	the induction coil.
1	
1	30. The system of claim 22, wherein each high power cycle provided
2	by the first power source comprises a sinusoidal signal, and the low power
3	cycles provided by the first power source comprise substantially no power.
1	
1	31. The system of claim 22, wherein each high power cycle provided
2	by the first power source comprises a single pulse having a time varying
3	current, and the low cycles provided by the first power source comprise
4	substantially no power.
1	

32. The system of claim 31, wherein the high power cycles provided by the first power source alternate between positive and negative pulses.

1	33.	The system of claim 22, wherein alternating high power cycles
2 ·	and low power	er cycles provided by the second power source form a square wave
3	signal.	
1		
1	34.	The system of claim 22, wherein each high power cycle provided
2	by the second	power source comprises a sinusoidal signal, and the low power
3	cycles provid	ed by the second power source comprise substantially no power.
1		
1	35.	The system of claim 22, wherein the first power source has a
2	duty cycle wi	thin a range of about 10 to 20 percent.
1		
1	36.	The system of claim 35, wherein the second power source has a
2	duty cycle les	ss than or equal to about one minus the duty cycle of the first
3	power source	
1	37.	The system of claim 22, wherein the second power source has a
2	duty cycle wi	thin a range of about 25 to 75 percent.
1	38.	The system of claim 22, wherein the first power source is
2	configured to	deliver high power cycles having a magnitude of greater than
3	about 5kW.	
1		
1	39.	The system of claim 22, wherein the first power source is
2	configured to	provide an average power to the plasma within a range of about
3	200 watts to a	about 2 kW.
1		
1	40.	The system of claim 22, wherein the second power source is
2	configured to	provide high power cycles comprising a DC signal within the
3	range of abou	it negative 20 volts to negative 200 volts.

	•
1	41. The system of claim 40, wherein the second power source is
2	configured to provide high power cycles comprising a DC signal of about
3	negative 50 volts.
1	
1	42. The system of claim 22, further comprising a slotted capacitive
2	shield coupled between the induction coil and the plasma.
1	
1	43. The system of claim 42, wherein the slotted capacitive shield is
2	coupled to ground.
1	44. A method of plasma processing a semiconductor substrate,
2	comprising:
3	providing a processing chamber for processing the semiconductor
4	substrate using a plasma;
5	inductively coupling power to the plasma via a first power source using
6	high power cycles and low power cycles such that greater than about 5kW of
7	power is coupled to the plasma during each high power cycle;
8	coupling power to a substrate support via a second power source using
9	high power cycles and low power cycles; and
10	synchronizing the high power eycles of the second power source with
11	the low power cycles of the first power source such that the second power
12	source provides high power cycles to the substrate support substantially during
13	the time that the first power source provides low power cycles to the plasma.
1	
1	45. The method of claim 44, wherein the step of synchronizing
2	comprises commencing each high power cycle provided by the second power
3	after a predetermined delay after each high power cycle provided by the first
4	power source terminates.
1	
1	46. The method of claim 45, wherein the predetermined delay
2	comprises a delay sufficient to allow electrons in the plasma to cool.
1	

- 47. The method of claim 46, wherein the predetermined delay is greater than 20 microseconds.
- 48. The method of claim 44, wherein the step of synchronizing comprises terminating each high power cycle provided by the second power source after a predetermined delay after each high power cycle provided by the first power source commences.
- 49. The method of claim 48, wherein the predetermined delay comprises a delay sufficient to facilitate coupling of power into the plasma during power up cycles.
- 50. The method of claim 49, wherein the predetermined delay is between 1 to 6 microseconds.
- 51. The method of claim 44, wherein the step of synchronizing is performed such that the second power source provides high power cycles to the substrate support only during a portion of time that the first power source provides low power cycles to the plasma.
- 52. The method of claim 44, wherein the step of inductively coupling power to the plasma is performed such that each high power cycle provided by the first power source comprises a sinusoidal signal, and the low power cycles provided by the first power source comprise substantially no power.
- 53. The method of claim 44, wherein the step of inductively coupling power to the plasma is performed such that each high power cycle provided by the first power source comprises a single pulse having a time varying current, and the low cycles provided by the first power source comprise substantially no power.

	2	
	2 1 1	
	1	
	2	
	2	
	1	
	1	
	2	
•	3	
	4	
	1	
	1	
	2	
	\ ¹ -	
\ /	λľ	
3		
)	24	
)	3	
,	3 1	
•	3 1 1	
,	3 1 1	
ז	3	
,	3 1 1 2 1	
,	3 1 1 2 1	
,	3 1 1 2 1	
,	3 1 1 2 1 1 2	
,	3 1 1 2 1 1 2 3	
•	3 1 1 2 1 1 2 3 4	
•	3 1 1 2 1 1 2 3 4 1	
•	3 1 1 2 1 1 2 3 4 1 1	

54.	The method of claim 53, wherein the high power cycles provided
by the first po	wer source alternate between positive and negative pulses.

- 55. The method of claim 44, wherein the step of coupling power to the substrate support comprises alternating between high power cycles and low power cycles to form a square wave signal.
- 56. The method of claim 44, wherein the step of coupling power to the substrate support is performed such that each high power cycle provided by the second power source comprises a sinusoidal signal, and the low power cycles provided by the second power source comprise substantially no power.
- 57. The method of claim 56, wherein the first power source has a duty cycle within a range of about 5 to 30 percent.
- 58. The method of claim 57, wherein the second power source has a duty cycle less than or equal to about one minus the duty cycle of the first power source.
- 59. The method of claim 44, wherein the second power source has a duty cycle within a range of about 25 to 75 percent.
- 60. The method of claim 44, wherein the step of inductively coupling power to the plasma is performed such that the first power source provides an average power to the plasma within a range of about 200 watts to about 2 kW.
- 61. The method of claim 44, wherein the step of coupling power the substrate support is performed such that the second power source provides high power cycles comprising a DC signal within the range of about negative 20 volts to negative 200 volts.





62. Th	he\meth	od of claim 44	, further compris	sing the step of dispos	ing
slotted capaci	tive shi	eld between the	e first power sou	irce and the plasma to	
reduce capaci	tive çou	ıpling.		•	

63. The method of claim 62, further comprising coupling the slotted capacitive shield to ground.